Optimisation in high level behavioural synthesis is usually performed by applying transforms to the datapath and control graphs. An alternative approach, however, is to apply transforms at a higher level in the process, specifically directly to the behavioural source description. This technique is analogous to the way in which the source code of a conventional sequential programming language may be processed by an optimising compiler. The application of this kind of preprocessing to a number of example behavioural VHDL source descriptions (which are then fed into a 'conventional' synthesis system) produces structural descriptions which are up to 32% smaller and 52% faster.
Introduction
The high-level behavioural synthesis problem has been attacked from a number of directions. One of the central subproblems of the process is the question of design optimisation: for a given behavioural description (the input to the synthesis system), a large number of equivalent structural descriptions (the output from the synthesis system) exist. These equivalent descriptions will differ in area, processing speed and overall power dissipation. Goal oriented optimisation within the synthesis process guides the system to produce a solution which complies with the users' requirements, and is usually achieved through a series of transformations, applied to the data and control path graphs. Aside from the datapath optimisation, it is possible to enhance the final design by performing modilications at the VHDL source level. Although the optimisation of VHDL at this level can be regarded as similar in many ways to the optimisation of a conventional, sequential programming language, there are significant differences.
The optimisation goals associated with a sequential language are (usually) execution speed and program size, the latter goal referring to the memory occupancy of the final executable program. (Further levels of sophistication exist; for example, the code and data 0 IEE, 1996 IEE Proceedings online no. 19960631 Paper first received 29th January 1996 and in revised form 17th May 1996 The authors are with the Department of Electronics and Computer Science, University of Southampton, Southampton SO17 lBJ, UK area requirements may be minimised independently.) However, these optimisation techniques are focused on maximising the execution speed on, and the resource utilisation within, a fixed target architecture -the hardware on which the program is to run. (Thus it follows that most good optimisers are machine dependent.)
It is easy to lose sight of the fact that VHDL is a hardware description language: it cannot be executed in the conventional sense. The output from a segment of VHDL source is a structural description. While the goals of VHDL optimisation are broadly the same as a sequential programming language -execution speed and design area (while power dissipation has no sequential programming analogue) optimising VHDL gives a significant extra degree of freedom to the optimiser -it is free to manipulate the 'executing' architecture itself. While a lot of the optimisation operations are clearly based on corresponding sequential programming techniques, this extra degree of freedom requires us to modify some of the transformations, and allows us to introduce new ones that have no direct sequential programming analogue. (It also renders some transformations less useful, and introduces interactions that do not exist in the sequential programming world.) Optimisation of conventional sequential programming languages is a well researched area [l-6] , and parallel programming language optimisation is also well documented [7-121. However, the problems of optimisation of hardware description languages has received relatively little attention.
[4] describes an optimiser that has been incorporated into a design automation system, taking as input a behavioural description in ISPS. This is translated into a group of directed acyclic graphs known as the value trace. It is on this structure that the optimisations are performed. The transformations reported are divided into three categories: OPERATOR transforms (transformations carried out on individual or groups of operators), SELECT transforms (carried out on the conditional constructs), and VTBODY transforms (carried out on groups of value trace operators). Examples of the transformations include constant folding, dead operator elimination and loop unwinding. It should be noted that the only loop optimisation performed is that of expanding the loop, when in general it is assumed that the transformations applied on a loop will be those that have the most effect. The results describe the effect of inline expansion showing a decrease in the number of control steps between 28% and 37%.
[13] describes an optimising compiler for VHDL. Only a restricted subset of VHDL is permitted, to be able to construct a reducible flow graph. Behavioural VHDL constructs are used to describe the design, using a single process statement (i.e. one single sequential block). The description is parsed and converted into an intermediate description, which is the substrate for the subsequent optimisations. This intermediate representation is in the form of a 'three address code' which is used to build up a graphical representation of the design that is called a process graph. Data flow analysis is performed in order to implement the r -~~~~~~~~ transformations correctly, using an iterative method. Loop optimisations (where potentially the greatest changes may be effected) are not performed.
The Olympus system [14] incorporates a set of source level transformations into the front end of its synthesis system, including local and basic global transformations (such as common subexpression and dead code removal). The loop optimisations are limited in that there is the option of expanding fixed iteration loops -however, no attempt appears to be made to optimise the loop through transformations such as loop invariant or induction variable detection. The system aiso presents the option to iniine expand subroutine calls (as does the system described here), and to bind operations to specific library functions.
The system described in this paper does not share the shortcomings of the above; it can perform a larger range of optimisations on the entire synthesisable subset [ 151 of VHDL. The preprocessor described here is used as a front end to the MOODS (multiple objective optimisation by datapath synthesis) system [16-181. A brief description is relevant here because MOODS is needed to quantify the effects of the preprocessing. (For the purposes of characterising the process, we are effectively using MOODS as a postprocessor to the source optimiser.) The quantitative metrics used by MOODS for a design are area, speed, power dissipation and 'testability'; these are attributes that may only be associated with a structural VHDL description. (The latter two attributes are not discussed in detail further here.) Both the input and output of the source optimiser are behavioural VHDL [Note 11, which cannot possess physical characteristics. The gross dataflow of the complete synthesis system is shown in Fig. 1 ; Fig. 2 shows a more detailed breakdown. MOODS performs the synthesis process by firstly constructing a control and datapath graph (a composite graph) of the behavioural description with a 1:l mapping of datapath operators to source constructs. The VHDL source is converted into a parse tree (consisting of a set of structures representing the various VHDL statements), and it is to this structure that the transforms are applied. In order to apply the optimisations, the data are viewed as a control flow graph (with nodes representing basic blocks and arcs indicating the data flow between them). Associated with the control flow graph is a set of data structures representing definition-use (DU) and use-definition (UD) chains. The purpose of these lists is to keep track of the variables and signals defined, together with when and where they are being read from or written to. The lists are constantly updated, as each transform performed has an effect on the list.
The definition-use chain has an entry for each assignment statement, together with links to all the uses reached by this definition. The use-definition chain may be associated with any type of statement and it indicates all the possible definitions for each use in the statement. J table for b  DU table for Fig. 5 shows an example of these structures. Fig. 5a shows a fragment of VHDL code, and Fig. 5b the corresponding DU/UD structures. The DU table for the variable a contains entries corresponding to all the assignments (and threats) to a; each entry has pointers to subsequent uses of a (i.e. to statements whose outcome is predicated on the assignment/threat to a). Each entry in the UD table has pointers back to the appropriate DU entry.
The transforms
The transforms applied are listed in this Section. Each transform may be loosely considered to be of one of three types: sequential, parallel or hardware.
Sequential transforms are those which are valid sequential transforms, but are of no (or negative) use in a descriptive environment.
Parallel transforms are those which may be applied by parallel compilers, and are also applicable in a descriptive environment.
Hardware transforms are those which optimise to a goal unique to a hardware description language (such as power dissipation or system testability).
The optimiser currently uses a lexicon of 23 transforms (MOODS uses 17 for the composite graph optimisation). These are described in Table 1 . As with a conventional sequential optimiser, the individual transforms may be grouped together to produce sets that are most appropriate for a particular goal (i.e. area or delay). By studying the effects of the transforms individually on a number of test data sets (we have a library of about 40 VHDL benchmarks [21-231) we have arrived at the empirical groupings shown the Table.
Transform groupings
As well as the goal groupings, there exist various relationships between the individual transforms (this helps determine the order in which they are applied). The transforms interact in one of three ways: No relationship: The order of application of the transforms is interchangeable. This covers the majority of cases. Mutually exclusive: The outcome of one optimisation renders the other ineffective. The two transforms should never be applied together. Dependent transforms: The dependent transforms are more effective if applied after the first (independent) operation.
Transforms that have a considerable effect on the data structure (such as loop unwinding, component flattening and inline expansion) are applied first so that the remaining transforms are applied to as large a data area as possible.
The peephole class of transforms are applied at several stages during the optimisation process. These are a fast and inexpensive set of transforms to apply, and can be used to simplify the data structure after transforms such as loop unwinding have been applied.
The transform interactions are shown in Fig. 6 .
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Examples
Results from two sizeable behavioural descriptions are presented here. Recall that the source optimiser is a behaviour -behaviour translator, and that MOODS is a behaviour --, structure translator. Thus, to quan- tify the effects of the source level optimisation, it is metrics for the quality of the design. However, necessary to run the output of the source optimiser although MOODS is an optimising compiler, it can be through MOODS, in order to generate quantitative directed to translate behaviour to structure on an 'as is'
basis. This allows us the closest possible quantitative look at the output from the source optimiser. A must be applied before B to achieve maximum benetit
The possible routes for a VHDL description through the overall synthesis suite are shown in Table 2 . The initial behavioural specification takes 111 lines of VHDL, and generates 32 functional units. The effects of the various optimisation paths for the filter are shown in Fig. 7. (The AD and DA paths should be rather pointless -they imply contradictory goals for the two stages of optimisation, but they are included for the sake of completeness.) Table 2 ; design data are tabulated in Table 3 NN 6001 i 1 0 2 4 6 a 10 delay.ks Fi 6 Desi P+zl re ease algont space trajectories for optimisation of dyferential heat
Path labels are described in Table 2 ; design data are tabulated in Table 4 The results show that optimisation at the source level is clearly a worthwhile step in the overall optimisation process. The design optimised at the source level alone shows significant improvements over the NN optimised design, and the two optimisers (source level and composite graph) operating in cascade show greater benefits still.
What is unexpected from Fig. 7 is that optimisation with respect to area at source level followed by optimisation with respect to delay at composite graph level produces a design which has less delay than any other combination. This is completely counterintuitive, but the Kalman filter is not the only design to exhibit this effect. A detailed tabulation of the metrics of Fig. 7 (functional units, execution time, design register count and controller size) is given in Table 3 .
This notwithstanding, the execution speed of the system is sufficiently fast that all eight combinations of optimisation may readily be tried for each design. (The runtimes shown in Fig. 7 are taken from a 486 SOMHz PC running Linux.)
The differential heat release algorithm
The differential heat release algorithm models the heat release within an internal combustion engine. It consists of about 100 lines of code, in the form of a single process. Control features and data structures include a number of while loops and a bit vector array.
The impact of the source preprocessor on the design is clear from Fig. 8 ; the results show a decrease of between 35 and 42% for area and 69-85% for delay (as well as a significant decrease in datapath optimisation runtime). Quantitative details are presented in Table 4 . Figs. 7 and 8 show the interactions of the two optimisation techniques for different user goals. The symbiosis of the two techniques is evident from the juxtaposition of the resultant designs in the twodimensional design space shown. In all cases, sensible application of the optimisations (i.e. the AA and DD designs) produce significantly superior designs.
The optimisation of synthesised digital design is a crucial step in the overall process, as it can reduce overall area and delay by factors of up to an order of magnitude. Optimisation of the composite graph has been shown to produce very efficient optimisations, and the inclusion of the technique described here produces further gains, at relatively little computational cost.
Further work is being undertaken on more sophisticated source level transforms that capitalise on aspects of the source description to hardware mapping. These will be reported in a later paper. 6
